SIA Welcomes Selection of National Semiconductor Technology Center Leadership
October 13, 2023 | SIAEstimated reading time: 1 minute
The Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer welcoming the selection of the board of trustees of the National Semiconductor Technology Center (NSTC), a critical entity established by the CHIPS and Science Act of 2022 to promote U.S. semiconductor research and development. An independent selection committee was convened in June of this year to identify and appoint NSTC leadership.
“We welcome the selection of the NSTC’s initial board of trustees, a distinguished group with extensive and diverse knowledge and experience that will be a tremendous asset in advancing domestic chip research and innovation. Today’s announcement is a significant step toward ensuring swift and effective implementation of the CHIPS and Science Act’s critical R&D provisions. We look forward to working with the NSTC’s board of trustees, its eventual executive leadership and staff, and Secretary Raimondo and other leaders in the Commerce Department to ensure the CHIPS and Science Act delivers maximum benefits to America’s economy, national security, and technological competitiveness.”
SIA and the Boston Consulting Group (BCG) last October released a report identifying five key areas of the semiconductor R&D ecosystem that should be strengthened by the CHIPS Act’s R&D funding. The report, titled “American Semiconductor Research: Leadership Through Innovation,” highlights the importance of government-industry collaboration on the NSTC and the National Advanced Packaging Manufacturing Program (NAPMP). The study also calls for CHIPS funding to be used to bridge key gaps in the current semiconductor R&D ecosystem to help pave the way for sustained U.S. chip innovation leadership.
The CHIPS Act’s manufacturing incentives have already sparked substantial investments in the U.S. In fact, companies in the semiconductor ecosystem have announced dozens of new projects across America—totaling more than $210 billion in private investments—since the CHIPS Act was introduced. These announced projects will create more than 40,000 jobs in the semiconductor ecosystem and support hundreds of thousands of additional U.S. jobs throughout this economy.
Suggested Items
ZESTRON Academy Launches 2024 Advanced Packaging & Power Electronics Webinar Series
05/01/2024 | ZESTRONZESTRON, the leading global provider of high-precision cleaning products, services, and training solutions in the electronics manufacturing and semiconductor industries, proudly announces the launch of its highly anticipated webinar series on Advanced Packaging & Power Electronics, a webinar series on the latest innovations, cleaning, and corrosion challenges.
Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024
05/01/2024 | SEMIWorldwide silicon wafer shipments decreased 5.4% quarter-over-quarter to 2,834 million square inches in the first quarter of 2024, a 13.2% drop from the 3,265 million square inches recorded during the same quarter last year, the SEMI Silicon Manufacturers Group (SMG) reported in its quarterly analysis of the silicon wafer industry.
Guerrilla RF Completes Strategic Acquisition of GaN Device Portfolio from Gallium Semiconductor
04/29/2024 | BUSINESS WIREGuerrilla RF, Inc. has finalized the acquisition of Gallium Semiconductor's entire portfolio of GaN power amplifiers and front-end modules. Effective April 26th, 2024, GUER acquired all previously released components as well as new cores under development at Gallium Semiconductor.
SIA Commends CHIPS Act Incentives for Micron’s Manufacturing Projects in New York and Idaho
04/29/2024 | SIAThe Semiconductor Industry Association (SIA) today released the following statement from SIA President and CEO John Neuffer applauding semiconductor manufacturing incentives announced by the U.S. Department of Commerce and Micron.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.