Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
June 29, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced the availability of a certified node-to-node design migration flow based on the new generative AI-powered Cadence Virtuoso Studio. The flow is compatible with Samsung Foundry’s advanced nodes. Cadence and Samsung jointly developed this new generative design migration flow to simplify and automate the process, providing mutual customers with up to a 2X productivity boost so they can get to market faster.
The Virtuoso Schematic Editor, part of the Virtuoso Studio, automatically maps a source schematic’s instances, parameters, pins and wiring from one process technology to another. The mapped schematic is optimized and verified using the Virtuoso ADE simulation environment and AI-enabled circuit optimization technology to ensure the updated schematic meets all necessary design specifications.
The Virtuoso Layout Suite, part of the Virtuoso Studio, supports the reuse of existing layouts on a given process technology to quickly regenerate a migrated layout on a new process technology through custom place and route automation. The suite automatically recognizes and extracts groups of devices in an existing layout and migrates them into the new template. Similar relative placement and routing are maintained in the target layout, saving weeks of manual effort that would otherwise be needed to recreate the layout, while taking advantage of the size-shrink benefit of the new target process.
“Designers are up against more rigorous deadlines than ever before, so finding creative ways to become more efficient is a top priority,” said Sangyun Kim, vice president of Foundry Design Technology team at Samsung Electronics. “Through our ongoing collaboration with Cadence, we’re providing customers with an accelerated path to migrate from node to node by providing access to the Cadence Virtuoso Studio flow and Samsung advanced-node technologies.”
“Through this latest collaboration with Samsung, our joint customers have access to our new generative AI-powered Virtuoso Studio, which provides automation capabilities that make it easier to quickly move from one process technology to another,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “With Samsung’s advanced process technologies and the Cadence flows, designers can benefit from increased productivity and ultimately deliver high-quality designs to market faster.”
Suggested Items
Samsung Electronics Begins Industry’s First Mass Production of 9th-Gen V-NAND
04/29/2024 | Samsung ElectronicsSamsung Electronics, the world leader in advanced memory technology, today announced that it has begun mass production for its one-terabit (Tb) triple-level cell (TLC) 9th-generation vertical NAND (V-NAND), solidifying its leadership in the NAND flash market.
TSMC Celebrates 30th North America Technology Symposium
04/29/2024 | TSMCTSMC unveiled its newest semiconductor process, advanced packaging, and 3D IC technologies for powering the next generation of AI innovations with silicon leadership at the Company’s 2024 North America Technology Symposium.
QinetiQ Achieves UK’s First Jet-to-Jet Teaming Between Aircraft and Autonomous Drone
04/29/2024 | QinetiQQinetiQ has successfully trialled the UK’s first Crewed-Uncrewed-Teaming demonstration between a crewed aircraft and an autonomous jet drone.
Warm Windows and Streamlined Skin Patches – IDTechEx Explores Flexible and Printed Electronics
04/26/2024 | IDTechExFlexible and printed electronics can be integrated into cars and homes to create modern aesthetics that are beneficial and easy to use. From luminous car controls to food labels that communicate the quality of food, the uses of this technology are endless and can upgrade many areas of everyday life.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.